






Design Space Exploration : Architecture								
Feature	P #1	P #2		P #N	NOC Feature	NOC #1	NOC #m	
I Cache (size, org.)					Switch architecture			
D Cache (size, org.)					Arbitration Buffers			
Local Mem					Topology Regular heterogeneous			
FU integer					Clock domains			
FU FP					islands			
HW Accelerators (connection					Flow control			
mode)								
Internal core					routing			
Width, pipeline								




















ParisTech	Sranl switchl	Nicro8laze2	VicroBlaze? svitchi Srunfi Srunfi	HicroBlace HicroBlace		
	Sram3 switchl	<	switchi	Sram7		
IP component		licroBlazed	WicroBlazel0	Sram7 Micro8laze11	version	Qty
IP component Processor	MicroBlaze5 M	ticroBlaze1	WicroBlaze10	Micro81aze11	version 5.00 b	Qty 12
•	MicroBlaze5 M description	AicroBlazed	MicroBlaze10 source	NicroBlazell		
Processor	WicreBlaze5         W           description         Soft core IP	4 IteroBlazel	MicroBlaze10 source Microblaze Soft	NicroBlazell	5.00 b	12







<ul> <li>Chip multiprocessor may wor components (processor, netw)</li> <li>Heterogeneous multiprocessor</li> <li>VLS-DSE exploit frequency in</li> </ul>	rk with ork on ors have	multipl chip, m e natura	le clock lemory 1 multij	s doma	ains for ler)	various		ectural	
Logical/Circ	uit/Phys	ical Des	ign Tech 2009	nology . 2010	Require 2011	nents—1 2012	Vear-ter	m Years	2015
1 ear of Production Asynchronous global signaling:		11%	15%	17%	19%	2012	2013		2015
% of a design driven by handshake clocking	7%							23%	
Parameter uncertainty:%-effect (on signoff delay)	6%	8%	10%	11%	11%	12%	14%	15%	18%
Simultaneous analysis objectives: # of objectives during optimization	4	5	6	6	6	6	7	8	8
Circuit families: # of families in a single design	3	3	4	4	4	4	4	4	4
Synthesized analog content: % of total design analog content	15%	16%	17%	18%	19%	20%	23%	25%	28%
Full-chip leakage (normalized to full-chip leakage power dissipation in 2007)	1	1.5	2	2.5	2.75	3	3.5	4	6
							Source	ITRS 2	007

